Greetings! I am using development board of RX65N. And wish to start ethernet functionality. So, I am looking for demo source code which having FreeRTOS + T4 TCP/IP stack + ethernet echo server functionality (CS+). Please help me to provide link for such kind of demo code. Thank you.
↧
Forum Post: Ethernet demo source code for RX65N on CS+
↧
Forum Post: RE: R-Car H3 display mirroring
Hi Ivan, > - even though upstream weston has partial support for "clone mode" which is exactly what's needed, it's not in r-car weston Are you referring to the the "same-as" setting in weston.ini? Even on upstream weston, I don't think that setting will allow you to clone an output between 2 different display controllers (USB display and something), will it? There is a currently open issue on the weston issue tracker that looks like it should add support for cloning across devices, by rendering the same output frame on both devices. This should also ease off the requirements for hardware support. gitlab.freedesktop.org/.../333 As one of the comments in the thread states, though, you take a performance hit because of the double rendering.
↧
↧
Forum Post: RE: Tau timer as an interrupt source for DTC transfer
Thank you for your help. I think I found the problem now
↧
Forum Post: RE: RX65N T4 TCP/IP - Communication with the Phy possible, but no Ethernet data.
Hello Anthony, thanks for the tip. Interesting. Shouldn't really make a difference, but I'll test it. The code was generated automatically by the code generator. Maybe I'll just try to use my old port initialization. It once worked with the old stack. What surprised me a little, in the old Renesas examples, the DMA controller was always started before the pin initialization. Does this have to be done manually? Or is there an option in the FIT configurator which I forgot? Greetings Simon
↧
Forum Post: RE: Tau timer as an interrupt source for DTC transfer
Moreover , I read the datasheet and it said that DTC activation enable register (DTCENi) should be modified only when an activation source corresponding to the bit has not been generated. So I would like to ask what would happen if activation source corresponding to the bit has been generated ?
↧
↧
Forum Post: RE: Ethernet demo source code for RX65N on CS+
Hello Faiz, the code generator and the FIT modules in the current e2Studio look very promising. But I haven't even got it to work with the RX65N. You can find a lot of information in this document: www.renesas.com/.../r20an0051ej0209-rx-t4.pdf There is another socket example which I haven't looked at myself yet. www.renesas.com/.../D4001038.html Regards, Simon
↧
Forum Post: RE: S5D9 Software reset
it is in the cmsis header file for the core being used. E.g. for Cortex-M4 it is in core_cm4.h :-
↧
Forum Post: Sections and entry function in User Library - missing from main program MAP file
I am trying to build a simple project (myMain) with a user library file (myLib.lib) as one of the inputs Tools/Environment: e2studio_202010, CCRX_v3.0.2, BSP_5.61, Smart Configurator 1. The user library "myLib" is made up of r_bsp (which consists of resetprg.c, vecttbl.c , etc). Building of "myLib" is successful 2. The user main program is as follows, with r_bsp intentionally excluded from build: Building and linking "myMain" is also successful (MOT was generated), but with a few warnings: W0561100:Cannot find "D*" specified in option "start" W0561100:Cannot find "SU" specified in option "start" W0561100:Cannot find "SI" specified in option "start" W0561100:Cannot find "R_1" specified in option "start" W0561100:Cannot find "R_2" specified in option "start" W0561100:Cannot find "R" specified in option "start" W0561100:Cannot find "C_1" specified in option "start" W0561100:Cannot find "C" specified in option "start" W0561100:Cannot find "L" specified in option "start" W0561100:Cannot find "EXCEPTVECT" specified in option "start" W0561100:Cannot find "RESETVECT" specified in option "start" It seems like some sections defined within r_bsp has gone missing. They cannot be found in myMain.map : 3. SU, SI - defined in resetprg.c - missing in MAP file If #pragma stacksize si=100 and #pragma stacksize su=200 were moved from resetprg.c to r_bsp_cpu.c , then SU, SI would appear in MAP (successfully included) 4. EXCEPTVECT, RESETVECT - defined in vecttbl.c - missing in MAP file 5. Entry function PowerOn_Reset_PC is also missing in the MAP file Any idea what went wrong?
↧
Forum Post: RE: UART Bootloader for RA6M3
Hi Mohan, Check this link if this helps: github.com/.../sci_uart_ek_ra6m3_ep Herald RenesasRulz Forum Moderator https://renesasrulz.com/ https://academy.renesas.com/ en-us.knowledgebase.renesas.com/
↧
↧
Forum Post: Raw8 bit from csi2 from AR0144 onsemi sensor
Hello all, Is there a method to grab 8bit raw data 'as it is' from mipi-csi on H3 without having a specific camera driver (think that no driver for ar0144 sensor for H3 has been done)? Camera control is done manually through I2C . Thanks
↧
Forum Post: RE: Raw8 bit from csi2 from AR0144 onsemi sensor
you can use dummy dirver. example: drivers/media/i2c/soc_camera/dummy.c (but you need to remove serilizers related checks) FYI: the AR0144 is a raw imager that does not have the ISP (or MCU that set's it up). In any case you have to setup AR0144 over i2c bus. Also you must take care about LP11 transition over MIPI bus, because RCAR CSI2 requires the LP11 state before stream enable.
↧
Forum Post: RE: Renesas BLE to other manufacturer's BLE(Like SilicanLabs BLE)
Hi, Yes. it gives me an idea. i haven't tried yet the communication. I am just started learning RL78/G1D. I am looking for sample programs that can drive RL78/G1D from SK-S7G2.
↧
Forum Post: RE: Looking for a sample serial driver or project for PE-HMI (or just Synergy/GUIX in general).
Hello MCP! How's it going? You might want to take a look at these application examples and sample codes for PE-HMI1. Kindly refer to this link: www.renesas.com/.../pe-hmi1.html I hope you'll find that helpful. All the best! Sai RenesasRulz Forum Moderator https://renesasrulz.com/ https://academy.renesas.com/ en-support.renesas.com/knowledgeBase
↧
↧
Forum Post: RE: Need help finding base address for synergy S5D9 ARM RSTSSR0 register
Hello John! How's it going? I hope you could wait for others who are experts on this to give you a direct answer. In the meantime, you might want to take a look at programming guidelines for S5D9. Kindly refer to this link: www.renesas.com/.../D6004497.html I hope you'll find that helpful. All the best! Sai RenesasRulz Forum Moderator https://renesasrulz.com/ https://academy.renesas.com/ https://en-support.renesas.com/knowledgeBase
↧
Forum Post: RE: Need help finding base address for synergy S5D9 ARM RSTSSR0 register
R_SYSTEM->RSTSR0_b.DPSRSTF;
↧
Forum Post: RE: Need help finding base address for synergy S5D9 ARM RSTSSR0 register
Thanks! The key was the "R_SYSTEM" which led me to the correct header file which I think is "S5D9" which sets up a bunch of flags for the later inclusion of "core_cm4.h" Including core_cm4.h directly gave me "attempt to enable FPU when no FPU is present." error Thanks again!
↧
Forum Post: RE: RX66T / RX72T, using HOCO with USB
Hello Sai, that is what I needed - an additional confirmation. Thank you and best regards, Dex
↧
↧
Forum Post: RE: Timer event for multiple windows
What do you mean for root window?
↧
Forum Post: RE: RX65N T4 TCP/IP - Communication with the Phy possible, but no Ethernet data.
Yeah that was kind of a long shot... We're not using the FIT configurator; we're just hand-configuring based on the documentation for the modules. Some other things to check: Your T4 initialization sequence calls R_SYS_TIME_Open() , lan_open() , and tcpudp_open() . You call the Ethernet cyclic processing function _process_tcpip() periodically (I believe lan_open() sets this up automatically - called when an Ethernet interrupt is received and when the periodic timer goes off). Not sure what else to check. The r_t4_rx module does have bugs that we've had to fix, most are when using it with r_socket_rx .
↧
Forum Post: RE: RX65N T4 TCP/IP - Communication with the Phy possible, but no Ethernet data.
Thank you for your efforts. I have now tested various things ... With the old pin initialization ... no success. With MSTP (EDMAC) = 0; / * Power up ethernet block * / ... no success. I'm getting crazy. My initialization looks like this ... systime_ercd = R_SYS_TIME_Open (); ... ercd = lan_open (); ... size = tcpudp_get_ramsize (); ... ercd = tcpudp_open (tcpudp_work); ... echo_srv (); Everything as in Renesas's records. I still have two points that need to be discussed ... Our hardware runs on a 12 Mhz crystal. I also entered this in the clock setup (always worked with the old RX63N). We have a pin from the Phy on pin 98 (P07), which is noted in my documents as Ethernet IRQ. However, I can not see any meaning to the current stack.
↧